



Leakage Control Techniques in Nanometer CMOS

The subthreshold leakage and gate leakage dominate the other leakage currents of the nanometer CMS. The latter is due to electrons tunnelling through the gate and onto the substrate. However, the former can be caused by a variety of factors. The leakage control techniques will therefore focus on subthresholds currents. Many techniques have been developed over the years to reduce subthresholds currents both in active and standby mode in order to minimize total power consumption in CMOS circuits.

Active leakage currents waste currents while the circuit in inactive mode, where no computation is taking place. In general, reducing leakage currents requires different circuit and device level techniques. On the device level it is possible to control the doping profiles of transistors and their physical dimensions, while on the circuit level it can be achieved by manipulating the threshold voltage (V_{th}), and the source biasing.

A. Circuit Level Leakage Control Techniques

i) Multi V_{th} Techniques

The technique involves the fabrication of high- V_{th} and low- V_{th} transistors on a single chip. The high V_{th} transistors are used to reduce the subthreshold current leakage, while the lower V_{th} transistors are used to improve performance by allowing faster operation. These different transistors can be obtained through channel doping controlled by the user, oxide thicknesses, channel lengths, or body biases. The implementation of high- V_{th} transistors will be a challenge due to the technology scaling and the continuous reduction in supply voltage.

Dual threshold method

This technique can be used to reduce leakage current in logic circuits by increasing V_{th} for devices on non-critical paths while maintaining performance at low V_{th} for critical paths. This technique can be used to control leakage power in both active and standby mode. This technique ensures the circuit runs at high speed with reduced power consumption.

Multi-Threshold Method

This method creates a virtual power supply by using a high- V_{th} device to gate the supply voltage of a low- V_{th} logic block. Instead of connecting the block directly to the main power, this method uses the high V_{th} to gate the voltage. High V_{th} switches are employed to disconnect power supplies in the standby mode, which results in extremely low leakage currents. In active mode, high V_{th} transistors will be switched on, and the logic blocks, which are designed with low V_{th} , will operate at a fast speed.

This allows for leakage current to be reduced via the high- V_{th} block and improved performance via the low- V_{th} block. This system can also be implemented by connecting a

high- V_{th} NMOS to the GND block and low- V_{th} block. The PMOS is not preferred over the NMOS because it has a higher ON-resistance and can therefore be made smaller. These transistors increase circuit delay and surface area. To retain data in standby mode an extra-high V_{th} memory is required.

Variable V_{th} Method

This method is used to reduce leakage currents in standby mode by adjusting the device dynamically by biasing the terminal of the body. By applying maximum reverse biasing in the standby mode V_{th} can be increased, and subthreshold currents are minimized. This method can also be used in active mode to optimize circuit performance. This tuning capability allows the circuit to operate with the minimum active leakage power.

Dynamic V_{th} Method

It is used to control leakage currents in circuits in active mode operation based on desired operating frequency. A back-gate bias is used to dynamically adjust the frequency in response workload. When the workload is low, increasing V_{th} will reduce the leakage power



[Lekdetectie Groningen.](#)

ii) Body Bias Control

By increasing the threshold voltages in MOS transistors, body biasing is an effective method to reduce both active and standby leakage. The V_{th} increases when the body bias is reversed. This reduces subthreshold current leakage. This can be achieved during standby mode, by

applying a negative bias to the NMOS and connecting the PMOS to the VDD rail. Body biasing can also be used to reduce DIBL and V_{th} -Rolloff that are associated with SCE. Body biasing is used in the Variable Threshold-CMOS technique. The V_{th} is directly related to the square root bias voltage, indicating that a high voltage would be required to increase the V_{th} . This could pose a challenge for the UDSM, where the supply is severely reduced.